

FIG. 1




FIG. 2




FIG. 3




FIG. 6A




FIG. 6B




FIG. 4a




FIG. 4b




FIG. 4c




FIG. 4d





FIG. 4e



FIG. 4f






FIG. 4g




FIG. 4h

```

TEMPLATE < libray name > < model name >
    MEM_TYPE < SYNC/ASync >;
    NUM_OF_PORT <constant >;
    TYPE PORT
        ....
    END TYPE
    BEGIN PORT < port name >
        IF WRITE
            READ AT PORT < port name >;
        END IF
        DEFINE SIGNAL
            ....
        END DEFINE
        FTYPE ....
        BEGIN TTYPE
            ....
        END TTYPE
        BEGIN < cycle name >
            ....
        END < cycle name >
        BEGIN BEHAVIOR
            ....
        END BEHAVIOR
    END PORT
END TEMPLATE

```

Diagram illustrating the structure of a TEMPLATE and a PORT block, with line numbers indicated by brackets on the right.

The TEMPLATE block (lines 51-52) includes:

- MEM\_TYPE < SYNC/ASync >;
- NUM\_OF\_PORT <constant >;
- TYPE PORT
  - ....
- END TYPE
- BEGIN PORT < port name >
  - IF WRITE
    - READ AT PORT < port name >;
  - DEFINE SIGNAL
    - ....
  - END DEFINE
  - FTYPE ....
  - BEGIN TTYPE
    - ....
  - END TTYPE
  - BEGIN < cycle name >
    - ....
  - END < cycle name >
  - BEGIN BEHAVIOR
    - ....
  - END BEHAVIOR
- END PORT

The END TEMPLATE statement concludes the structure.

FIG. 5




FIG. 7




FIG. 8






FIG. 10










FIG. 12




FIG. 13




FIG. 14